Rev D3, Page 1/21

## FEATURES

- Real-time interpolator with a programmable resolution of up to 256 steps/period
- Calibration features permit adaptation of distorted sine/cosine signals
- Output with $A / B / Z$ incremental signals of up to 400 kHz , as a parallel 8-bit absolute vector or via a serial interface
- Error messaging with excessive input frequency
- Programmable index position
- Fast 24-bit multiturn counting (position capture with target position interrupt)
- 8-bit $\mu \mathrm{P}$ interface
- Interrupt controller
- Adjustable clock oscillator
- Front-end amplifiers configurable externally
- Chip setup can be loaded from a serial EEPROM
- TTL-compatible inputs, TTL-/CMOS-compatible outputs
- Inputs and outputs protected against destruction by ESD


## APPLICATIONS

Absolute and incremental angle interpolation from orthogonal sinusoidal input signals

- Interpolating interface for MR sensors and optical analog encoders


SO28


SSOP28


## DESCRIPTION

iC-NG is a monolithic A/D converter which determines the angle value of two sinusoidal input signals phaseshifted at $90^{\circ}$ with a given resolution and hysteresis. In this process a cycle is divided into 8 segments; each of these segments can be given a resolution of up to 32 angular steps. Resolutions of 1 to 256 divisions per cycle are possible.

The converter can be adjusted for each individual segment to suit various types of input signal, meaning that even distorted sine signals or triangular signals, for example, can be converted. In addition, the direction of rotation can be inverted and the zero position can be set in steps of $45^{\circ}$.

Output values and parameters are stored in registers connected to the internal 8-bit data bus. A parallel microcontroller interface gives read and write access to these registers. If an EEPROM is connected to the serial interface, the chip setup can be automatically read in following a reset.

The output value consists of an 8-bit word for interpolation within a cycle and a 24-bit position counter which logs the number of turns. In addition to normal accessibility, the output value can also be transferred serially.

The position counter can be reset via the zero pulse or stopped and started using the bi-directional MFP pin.

When programmed as an output, pin MFP shows the change in output value or indicates when a certain position has been reached (interrupt output). After a reset, the interpolation result is correct after just a few clock cycles, even with static input signals.

If incremental mode is selected, the changes in angle are output as square-wave signals phase-shifted at $90^{\circ}$ at pins $D 0(A X)$ and $D 1(B X)$ with a selected resolution and at pins D3(A4) and D4(B4) with a resolution of four. The suitably prepared zero signal is at D2(ZX) and D5(Z4). Pin D6(ROT) shows the direction of rotation. Tracks $A X$ and $B X$ are EX-OR-gated at pin D7(AXB).

The front-end amplifier connections are all lead out, enabling current or voltage inputs to be made. Complementary input signals can also be connected. The front-end amplifiers are compensated internally; the value of compensation can be programmed.

The internal clock frequency can be adjusted using an external resistor or can be fed in via pin RCLK. The clock pulses which occur between two changes in output are counted in order to calculate the number of revolutions. Low voltage and excessive input frequency errors are signaled at output NER (open drain). These error codes are stored in the relevant register.

## PACKAGE SO28, SSOP28 to JEDEC Standard

## PIN CONFIGURATION SO28

(top view)


## PIN FUNCTIONS

| No. | Name | Function |
| :--- | :--- | :--- |
|  |  |  |
| 1 | NER | Error Message Output, low active |
| 2 | MFP | Multi-Functional I/O Pin |
| 3 | NRD | Read Signal, Iow active ${ }^{\text {1) }}$ / SSI Clock |
| 4 | NWR | Write Signal, Iow active ${ }^{1)}$ / SSI Output |
| 5 | D0 | Data Bus / Incremental Output A (AX) |
| 6 | D1 | Data Bus / Incremental Output B (BX) |
| 7 | D2 | Data Bus / Index Output Z (ZX) |
| 8 | D3 | Data Bus / Sine-to-Square Output A (A4) |
| 9 | D4 | Data Bus / Cosine-to-Square Output B (B4) |
| 10 | D5 | Data Bus / Index-to-Square Output Z (Z4) |
| 11 | D6 | Data Bus / CW-CCW Signal (ROT) |
| 12 | D7 | Data Bus / AX EXOR BX (AXB) |
| 13 | RCLK | Clock Input / Clock Oscillator Setting |
| 14 | VDD | +5V Supply Voltage |
| 15 | VREF | Reference Center Voltage |
| 16 | PZERO | Zero Amplifier Positive Input |
| 17 | NZERO | Zero Amplifier Negative Input |
| 18 | ZERO | Zero Amplifier Output |
| 19 | PCOS | Cosine Amplifier Positive Input |
| 20 | NCOS | Cosine Amplifier Negative Input |
| 21 | COS | Cosine Amplifier Output |
| 22 | PSIN | Sine Amplifier Positive Input |
| 23 | NSIN | Sine Amplifier Negative Input |
| 24 | SIN | Sine Amplifier Output |
| 25 | GND | Ground |
| 26 | NRES | Reset, Iow active |
| 27 | SDA | Mode Select / Data (Serial Interface) |
| 28 | SCL | Mode Select / Clock (Serial Interface) |

Notes: 1) wiring to VDD recommended when not in use.

PIN CONFIGURATION SSOP28 5.3mm (top view)


Rev D3, Page 4/21

ABSOLUTE MAXIMUM RATINGS

Values beyond which damage may occur; device operation is not guaranteed.

| Item | Symbol | Parameter | Conditions | Fig. | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G001 | VDD | Supply Voltage |  |  | -0.3 | 6.0 | V |
| G002 | V() | Voltage at SIN, NSIN, PSIN, COS, NCOS, PCOS, ZERO, NZERO, PZERO, VREF, MFP, RCLK, NER, D0..7, NRD, NWR, NRES, SCL, SDA |  |  | -0.3 | VDD+0.3 | V |
| G003 | $\operatorname{Imx}(\mathrm{VDD})$ | Current in VDD |  |  | -50 | 50 | mA |
| G004 | $\operatorname{Imx}(\mathrm{GND})$ | Current in GND |  |  | -50 | 50 | mA |
| G005 | Ic() | Current in Clamping Diodes SIN, NSIN, PSIN, COS, NCOS, PCOS, ZERO, NZERO, PZERO, VREF, MFP, RCLK, NER, D0..7, NRD, NWR, NRES, SCL, SDA | MFP, D0..7, NWR with input function |  | -5 | 5 | mA |
| G006 | I() | Current in SIN, COS, ZERO, VREF, MFP, NER, D0..7, NWR, SCL | MFP, DO..7, NWR with output function |  | -10 | 10 | mA |
| G007 | Ilu() | Pulse Current in all Pins (Latch-Up Strength) | pulse duration $\leq 10 \mu$ s |  | -100 | 100 | mA |
| E001 | Vd() | ESD Susceptibility at all Pins | MIL-STD-883, Method 3015, HBM; 100pf discharged through $1.5 \mathrm{k} \Omega$ |  |  | 2 | kV |
| TG1 | Tj | Junction Temperature |  |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| TG2 | Ts | Storage Temperature |  |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

Operating conditions: VDD $=5 \mathrm{~V} \pm 10 \%$

| Item | Symbol | Parameter | Conditions | Fig. |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| T1 | Ta | Operating Ambient Temperature Range <br> (extended temperature range on <br> request $)$ |  | Max. |  |  |

Rev D3, Page 5/21

## ELECTRICAL CHARACTERISTICS

Operating conditions: VDD $=5 \mathrm{~V} \pm 10 \%, \mathrm{Tj}=-40 . .125^{\circ} \mathrm{C}$, unless otherwise noted.

| Item | Symbol | Parameter | Conditions | Tj <br> ${ }^{\circ} \mathrm{C}$ | Fig. | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total Device |  |  |  |  |  |  |  |  |  |
| 001 | VDD | Permissible Supply Voltage |  |  |  | 4.5 |  | 5.5 | V |
| 002 | I(VDD) | Supply Current | outputs not active |  |  | 5 |  | 25 | mA |
| 003 | Vt() hi | Input Threshold Voltage hi at D0..D7, MFP,NRD,NWR,NRES |  |  |  |  |  | 2 | V |
| 004 | Vt()lo | Input Threshold Voltage lo at D0..D7, MFP,NRD,NWR,NRES |  |  |  | 0.8 |  |  | V |
| 005 | Vt()hys | Input Hysteresis at D0..D7, MFP,NRD,NWR,NRES | Vt() $\mathrm{hys}=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 100 |  |  | mV |
| 006 | $\operatorname{lin}()$ | Input Current at D0..D7, MFP,NRD,NWR,NRES |  |  |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| 7 | Vs()lo | Saturation Voltage lo at D0..D7, MFP | l()$=4 \mathrm{~mA}$ |  |  |  |  | 0.4 | V |
| 8 | Vs()hi | Saturation Voltage hi at D0..D7, MFP | $\begin{aligned} & \mathrm{Vs}() \mathrm{hi}=\mathrm{VDD}-\mathrm{V}() ; \\ & \mathrm{I}()=-4 \mathrm{~mA} \end{aligned}$ |  |  |  |  | 0.4 | V |
| E001 | Vc() hi | Clamp Voltage hi at all Pins | $\begin{aligned} & \mathrm{Vc}() \mathrm{hi}=\mathrm{V}()-\mathrm{VDD} ; \\ & \mathrm{l}()=1 \mathrm{~mA} \text {, other pins open } \end{aligned}$ |  |  | 0.3 |  | 1.5 | V |
| E002 | Vc() lo | Clamp Voltage lo at all Pins | $l()=-1 \mathrm{~mA}$, other pins open |  |  | -1.5 |  | -0.3 | V |
| Input Amplifiers SIN, COS, INDEX/ZERO |  |  |  |  |  |  |  |  |  |
| 101 | $\operatorname{Vin}()$ | Recommended Input Voltage Range |  |  |  | 1 |  | 3.5 | Vpp |
| 102 | Vos() | Input Offset Voltage | Vin()$=1 \mathrm{~V} . . \mathrm{VDD}-1 \mathrm{~V}$ |  |  | -10 |  | +10 | mV |
| 103 | $\operatorname{lin}()$ | Input Current |  |  |  | -50 |  | +50 | nA |
| 104 | Vcm() | Common Mode Voltage Range | $\operatorname{lout}()=0 . . \pm 5 \mathrm{~mA}$ |  |  | 0.1 |  | $\begin{gathered} \text { VDD- } \\ 1.0 \\ \hline \end{gathered}$ | V |
| 105 | Vs() hi | Saturation Voltage hi | Vs() $\mathrm{hi}=\mathrm{VDD}-\mathrm{V}()$, lout() $=-5 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 106 | Vs()lo | Saturation Voltage lo | $\operatorname{lout}()=5 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 107 | SR0 | Slew-Rate | $\mathrm{CL}=0, \mathrm{C}_{\mathrm{C}}=0\left(\mathrm{C}_{\mathrm{C}}\right.$ programmed) |  |  |  | 4 |  | V/ $\mu \mathrm{s}$ |
| 108 | SR1 | Slew-Rate | $C L=300 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=4 \mathrm{pF}$ |  |  |  | 2 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| 109 | SR2 | Slew-Rate | $C L=800 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=6.4 \mathrm{pF}$ |  |  |  | 1.2 |  | V/us |
| 110 | SR3 | Slew-Rate | $\mathrm{CL}=1.5 \mathrm{nF}, \mathrm{C}_{\mathrm{C}}=12 \mathrm{pF}$ |  |  |  | 0.8 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| 111 | GBW0 | Gain Bandwidth Product | $\mathrm{CL}=0, \mathrm{C}_{\mathrm{C}}=0\left(\mathrm{C}_{\mathrm{C}}\right.$ programmed) |  |  |  | 4.1 |  | MHz |
| 112 | GBW1 | Gain Bandwidth Product | $C L=300 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=4 \mathrm{pF}$ |  |  |  | 1 |  | MHz |
| 113 | GBW2 | Gain Bandwidth Product | $\mathrm{CL}=800 \mathrm{pF}, \mathrm{C}_{\mathrm{C}}=6.4 \mathrm{pF}$ |  |  |  | 0.75 |  | MHz |
| 114 | GBW3 | Gain Bandwidth Product | $\mathrm{CL}=1.5 \mathrm{nF}, \mathrm{C}_{\mathrm{C}}=12 \mathrm{pF}$ |  |  |  | 0.4 |  | MHz |
| Reference VREF |  |  |  |  |  |  |  |  |  |
| 115 | V(VREF) | Reference Voltage | $I(V R E F)=0 . .-1 \mathrm{~mA}$ |  |  | 2.2 | 2.4 | 2.6 | V |
| Error Monitor NER |  |  |  |  |  |  |  |  |  |
| 201 | Vs () lo | Saturation Voltage lo at NER | $l(N E R)=5 \mathrm{~mA}$ |  |  |  | 0.2 | 0.7 | V |
| 202 | Isc() lo | Short-Circuit Current lo in NER | $V(N E R)=0.4 . . V D D+0.3 V$ |  |  | 5 |  | 21 | mA |
| 203 | 10() | Leakage Current in NER | $\begin{aligned} & V(N E R)=0 . . V D D+0.3 \mathrm{~V}, \\ & \text { NER }=\text { hi oder } \mathrm{VDD}<0.3 \mathrm{~V} \end{aligned}$ |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| 204 | VDDon | Turn-on Threshold VDD |  |  |  |  | 4.7 |  | V |
| 205 | VDDoff | Undervoltage Threshold VDD | decreasing voltage VDD |  |  |  | 4.5 |  | V |
| 206 | VDDhys | Hysteresis | VDDhys= VDDon -VDDoff |  |  |  | 200 |  | mV |
| 207 | VDDerr | Supply Voltage VDD for Monitor Operation |  |  |  | 2.2 |  | 5.5 | V |

Rev D3, Page 6/21

## ELECTRICAL CHARACTERISTICS

Operating conditions: VDD $=5 \mathrm{~V} \pm 10 \%, \mathrm{Tj}=-40 . .125^{\circ} \mathrm{C}$, unless otherwise noted.

| Item | Symbol | Parameter | Conditions | ${ }^{\mathrm{Tj}}$ | Fig. | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator RCLK |  |  |  |  |  |  |  |  |  |
| 301 | fmax | Permissible Oscillator Frequency |  |  |  |  |  | 5 | MHz |
| 302 | fosc | Oscillator Frequency | $\begin{aligned} & \mathrm{Rosc}=56 \mathrm{k} \Omega \\ & \mathrm{Rosc}=18.2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  |  | $\begin{array}{r} 550 \\ 1.6 \\ \hline \end{array}$ | $\begin{array}{r} 670 \\ 1.8 \\ \hline \end{array}$ | $\begin{aligned} & 800 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{MHz} \\ & \hline \end{aligned}$ |
| 303 | R(RCLK) | Permissible Resistor |  |  |  | 5 |  | 500 | $\mathrm{k} \Omega$ |
| 304 | Vt() hi | Threshold Voltage hi |  |  |  |  |  | 3 | V |
| 305 | Vt() lo | Threshold Voltage lo | tw() $\mathrm{lo}<10 \mu \mathrm{~s}$ |  |  | 0.8 |  |  | V |
| 306 | Vt()hys | Hysteresis | Vt() $\mathrm{hys}=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 100 |  |  | mV |
| 307 | $\operatorname{tmx}() \mathrm{lo}$ | Permissible Pulse Width lo when applying external clock signals |  |  |  |  |  | 10 | $\mu \mathrm{s}$ |
| Serial EEPROM Interface SCL, SDA |  |  |  |  |  |  |  |  |  |
| 401 | Vt() hi | Threshold Voltage hi |  |  |  |  |  | 2 | V |
| 402 | Vt() lo | Threshold Voltage lo |  |  |  | 0.8 |  |  | V |
| 403 | $\mathrm{Vt}($ ) hys | Input Hysteresis | Vt() $\mathrm{hys}=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ |  |  | 300 |  |  | mV |
| 404 | Vs() lo | Saturation Voltage lo | I()$=4 \mathrm{~mA}$ |  |  |  | 0.26 | 0.4 | V |
| 405 | Vs() hi | Saturation Voltage hi | $\begin{aligned} & \mathrm{Vs}() \mathrm{hi}=\mathrm{VDD}-\mathrm{V}() ; \\ & \mathrm{I}()=-4 \mathrm{~mA} \end{aligned}$ |  |  |  |  | 0.4 | V |
| 406 | Rpu() | Pull-up Resistor |  |  |  | 5 | 10 | 20 | k $\Omega$ |
| Converter Accuracy |  |  |  |  |  |  |  |  |  |
| 501 | AAabs | Absolute Angular Accuracy | $\begin{aligned} & \text { referred to } 360^{\circ} \text { input signal; } \\ & \text { VDD }=5 \mathrm{~V}, \mathrm{~V}(\mathrm{SIN}, \mathrm{COS})=3 \mathrm{Vpp}, \\ & R E S=256, \mathrm{ADAP}=0, \mathrm{FREQ}=1 \text {; } \\ & \text { Rosc }=56 \mathrm{k} \Omega, \mathrm{Tj}=-20 . .70^{\circ} \mathrm{C} \\ & R o s c=18.2 \mathrm{k} \Omega, \mathrm{Tj}=-20 . .70^{\circ} \mathrm{C} \\ & \text { Rosc }=18.2 \mathrm{k} \Omega, \mathrm{Tj}=-40 . .125^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & -0.8 \\ & -1.6 \\ & -2.8 \end{aligned}$ |  | $\begin{aligned} & +0.8 \\ & +1.6 \\ & +2.8 \\ & \hline \end{aligned}$ | DEG <br> DEG <br> DEG |
| 502 | AArel | Relative Angular Accuracy | see 501, referred to period of $A X$ output signal; $\begin{aligned} & \text { Rosc }=56 \mathrm{k} \Omega, \mathrm{Tj}=-20 . .70^{\circ} \mathrm{C} \\ & \text { Rosc= } 18.2 \mathrm{k} \Omega, \mathrm{Tj}=-20 . .70^{\circ} \mathrm{C} \\ & \text { Rosc }=18.2 \mathrm{k} \Omega, \mathrm{Tj}=-40 . .125^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & -20 \\ & -30 \\ & -30 \end{aligned}$ |  | $\begin{aligned} & +20 \\ & +30 \\ & +30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \hline \end{aligned}$ |

## ELECTRICAL CHARACTERISTICS DIAGRAMS



Fig. 1: oscillator frequency characteristics.

Rev D3, Page 7/21

## OPERATING REQUIREMENTS: Logic

Operating conditions: VCC $=5 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=-20 . .70^{\circ} \mathrm{C}, \mathrm{CL}()=150 \mathrm{pF}$,
input levels $\mathrm{lo}=0 . .0 .45 \mathrm{~V}$, hi= 2.4 V ..VCC, see Fig. 2 for reference levels and waveforms

| Item | Symbol | Parameter | Conditions | Fig. | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read cycle |  |  |  |  |  |  |  |
| 11 | tRD | Read Data Access Time: data valid after NRD hi $\rightarrow$ lo | $1^{\text {st }}$ access with latching NG and COUNT data <br> ongoing access | 3 |  | $\begin{gathered} 1.5 \mathrm{x} \\ \operatorname{td}(\mathrm{CLK}) \\ 120 \end{gathered}$ | ns |
| 12 | tDF | Read Data Hold Time: ports high impedance after NRD lo $\rightarrow$ hi |  | 3 |  | 65 | ns |
| 13 | tRL | Required Read Signal Duration at NRD | SSI signal | 3 | 200 | $\begin{gathered} 2.5 \mathrm{x} \\ \operatorname{td}(\mathrm{CLK}) \end{gathered}$ | ns |
| Write cycle |  |  |  |  |  |  |  |
| 14 | tDW | Write Data Setup Time: data valid before NWR lo $\rightarrow$ hi |  | 3 | 100 |  | ns |
| 15 | twD | Write Data Hold Time: data valid after NWR lo $\rightarrow$ hi |  | 3 | 10 |  | ns |
| 16 | twL | Required Write Signal Duration at NWR |  | 3 | 200 |  | ns |
| Write / read timing |  |  |  |  |  |  |  |
| 17 | tcyc | Recovery Time between Cycles: NRD lo - hi to NRD hi $\rightarrow$ lo, NRD lo-hi to NWR hi-lo, NWR lo-hi to NWR hi-lo, NWR lo - hi to NRD hi $\rightarrow$ lo |  | 3 | $\begin{gathered} 2 \times \\ \operatorname{td}(\mathrm{CLK}) \end{gathered}$ |  | ns |



Fig. 2: reference levels


Fig. 3: read / write timing

Rev D3, Page 8/21

## DESCRIPTION OF FUNCTIONS

## Converter principle

iC-NG is an analog-digital tracking-type converter (compensation process). The output value is stored in an up/down counter. This is converted to analog voltage by a D/A converter and compared to the input signal by a comparator. The comparator output controls the direction input of the counter. The count direction is maintained until the output voltage of the D/A converter, which is proportional to the output value, corresponds to the value of the input voltage.


Fig. 4: core of the TAN D/A converter

In contrast to conventional A/D converters, the output value in the sine/digital converter is proportional not to the input voltage but to its phase. In the following, the input value is referred to as "PHI" and the output value as "phi".


Fig. 5: converter principle

The phase is available at the input in the form $A x$ $\mathrm{SIN}(\mathrm{PHI})$ and $\mathrm{A} \times \mathrm{COS}(\mathrm{PHI})$. From the output value, the tangent function is formed in the feedback loop and multiplied by $\mathrm{COS}(\mathrm{PHI})$. The result is compared to $\mathrm{SIN}(\mathrm{PHI})$. The rule for regulation is as follows:

$$
A * \operatorname{SIN}(\Phi)=A * \operatorname{COS}(\Phi) \times \operatorname{TAN}(\varphi)
$$

Since the tangent function has pole points and cannot be formed over a whole cycle, a cycle is divided into eight segments. For certain segments the input signals are reversed and the cotangent function is formed in the feedback loop. The segment changeover function is indicated in the following table:

| Segments |  | Comparator Inputs |  |
| :---: | :---: | :---: | :---: |
| 1 | phi $=0^{\circ} . .45^{\circ}$ | A $\times$ SIN(PHI) | A $\times \operatorname{COS}(\mathrm{PHI}) \times\|\mathrm{TAN}(\mathrm{phi})\|$ |
| 2 | phi $=45^{\circ} . .90^{\circ}$ | A×COS(PHI) | $\mathrm{A} \times \mathrm{SIN}(\mathrm{PHI}) \times\|\operatorname{COT}(\mathrm{phi})\|$ |
| 3 | phi $=90^{\circ} . .135^{\circ}$ | $-\mathrm{A} \times \mathrm{COS}(\mathrm{PHI})$ | $\mathrm{A} \times \mathrm{SIN}(\mathrm{PHI}) \times\|\mathrm{COT}(\mathrm{phi})\|$ |
| 4 | phi $=135^{\circ} . .180^{\circ}$ | $\mathrm{A} \times \mathrm{SIN}(\mathrm{PHI})$ | $-\mathrm{A} \times \operatorname{COS}(\mathrm{PHI}) \times\|\mathrm{TAN}(\mathrm{phi})\|$ |
| 5 | phi $=180^{\circ} . .225^{\circ}$ | $-\mathrm{A} \times \mathrm{SIN}(\mathrm{PHI})$ | $-\mathrm{A} \times \operatorname{COS}(\mathrm{PHI}) \times\|\mathrm{TAN}(\mathrm{phi})\|$ |
| 6 | phi $=225^{\circ} . .270^{\circ}$ | $-\mathrm{A} \times \mathrm{COS}(\mathrm{PHI})$ | $-\mathrm{A} \times \mathrm{SIN}(\mathrm{PHI}) \times\|\mathrm{COT}(\mathrm{phi})\|$ |
| 7 | phi $=270^{\circ} . .315^{\circ}$ | $\mathrm{A} \times \mathrm{COS}(\mathrm{PHI})$ | $-\mathrm{A} \times \mathrm{SIN}(\mathrm{PHI}) \times\|\mathrm{COT}(\mathrm{phi})\|$ |
| 8 | phi $=315^{\circ} . .360^{\circ}$ | $-\mathrm{A} \times \mathrm{SIN}(\mathrm{PHI})$ | A $\times \operatorname{COS}(\mathrm{PHI}) \times\|\mathrm{TAN}(\mathrm{phi})\|$ |

Fig. 6: segmentation
The sine/digital converter automatically runs via the shortest route into the correct segment and thus, with a static input signal, reaches its operating point after a maximum of $n / 2$ clock cycles ( $n$ corresponds to the resolution).

A converter of the type described above will never reach a quiescent state. With a constant input signal, the counter would continuously increment or decrement one LSB, which is prevented here by hysteresis. A range is set up by the programmable hysteresis on both sides of the counter value and the input signal is checked over two clock cycles as to whether it is still within this range. The output frequency is therefore only half the clock frequency.

## Interfaces

The chip must be configured for the application in use after being switched on and after every reset. The settings and output values are stored in registers in iCNG.

There are various ways of accessing these registers. If a serial EEPROM (e.g. SDA 2516, ST24CO2) is con-nected to pins SDA and SCL, all parameters will be read in automatically from there. The access mode is also determined by the EEPROM (ACCMOD(1:0)).

In the absence of an EEPROM, the access mode is set directly by pins SDA and SCL, which are equipped with internal pull-up resistors. Three modes are supported:

| SDA | SCL | Access Mode (no EEPROM) |
| :---: | :---: | :--- |
| 0 | 0 | Parallel absolute mode |
| 1 | 0 | Serial mode |
| 1 | 1 | Incremental mode |

Fig. 7: access modes

## 1. Parallel-absolute mode

This mode is suitable for using iC-NG as peripheral chip in an 8-bit bus system. The registers can be accessed via the data ports D0 to D7, controlled by read / write access inputs NWR and NRD. The two pins should not simultaneously receive low level.

Addressing is controlled via an internal address register and a status machine. The internal status (A or B) determines whether write access affects the address register or a data register addressed by it. The chip is in status $A$ after a reset and each read, and in status $B$ after each write (Figure 8).


Fig. 8: status control.

## Write access

The data to be written is applied to pins D0 to D7 and a low pulse to NWR. The data is accepted with the rising edge at NWR. A write cycle consists of at least two accesses. The register address is given by the
first access and the date by the second. The internal address register is automatically increased by one after each write. The registers of successive addresses can thus be easily written without having to reload the address register. A write cycle to address 10 and a subsequent read out are indicated in Figure 9.


Fig. 9: write access to address 10 and subsequent read out.

## Read access

For a read cycle, the register address is also given first (write access), the data content then being read out with NRD at low.

The length of the output value is set to $1 . .4$ bytes with the OUTSEL(1:0) registers. OUTSEL also influences the content of the internal address counter after a read. It is not increased if the length of the output value is set to one byte. Other settings reset the address counter to zero after the highest byte of the output value has been read, otherwise it is increased by one.
The outputs remain constant during the read process, even if the relevant register changes (except incremental signals and interrupt and error status).

The NG, COUNT and TACHO registers are again stored with the falling edge at NRD if OUTSEL has been programmed to zero or the address counter is at zero. It is thus possible to read a 4-byte output value in four accesses.

The interval between two consecutive pulses to NRD or NWR must be at least 3 clock cycles. The cyclic read out of a 2-byte output value (OUTSEL(1:0)=1) is shown in Figure 10.


Fig. 10: cyclic read out of the output value (16-bit).

Rev D3, Page 10/21

## 2. Synchronous-serial mode with 33-bit format

In this mode, communication is via a synchronous twowire connection. The registers cannot be accessed; only the output value and the error bit are transmitted.

The two-wire connection exists of a clock input (NRD) and a data output with driver at NWR. Data transmission is controlled externally by the clock line.
The output value is latched with the first falling edge at NRD. With every subsequent rising edge the output value is serially output to NWR in binary code, beginning with the MSB set by OUTSEL. The error bit is transmitted after the output value.

In this mode, pin SDA can be used as serial data input. The data read in here at the beginning of the data transmission is output after the error bit.

A cyclic read out can be achieved by linking NWR to SDA. A one is output after the error bit as a stop bit.

To store the output value for a new data transmission, an interval of at least 64 clock pulses must be maintained at the clock input.


Fig. 11: synchronous-serial data transmission.

## 3. Incremental mode

Here, every change of angle with respect to the set resolution is signaled as a change in output on track $D O(A X)$ or $D 1(B X)$. The square-wave signals produced have a phase shift of plus or minus $90^{\circ}$, depending on the direction of rotation.

In addition, the input signals are compared to reference voltage VREF and output to pins D3(A4) and D4(B4). This corresponds to a resolution of four.

The zero signals, suitably prepared, are available at pins $D 2(Z X)$ and $D 5(Z 4)$. A direction signal is also output to D6(ROT) and signals $A X$ and $B X$ are EX-ORgated at D7(AXB).

Incremental mode can be emulated in parallel-absolute mode by reading address 4 .

## Resolution $\operatorname{RES}(4: 0)$ and $\operatorname{RES}(6,5)$

One period of the input signal is internally divided into eight segments. The following segments $\left[45^{\circ} . .90^{\circ}\right.$, $90^{\circ} . .135^{\circ}, 135^{\circ} . .180^{\circ}$ etc. to $360^{\circ}$ ] are mapped on the first segment $\left[0^{\circ} . .45^{\circ}\right]$. The resulting output resolution thus amounts to 8 times that of the TAN D/A converter.

The converter resolution per segment can be set to all whole-number values between 17 and 32 . Subresolutions result only if every nth subdivision is used. A further decrease is possible by effecting a right shift by n-bit of the output value.

The following table shows all possible settings and resulting resolutions. With equal values, settings with more favorable characteristics are shown in bold type.

Rev D3, Page 11/21

| Resolution |  | TAN D/A Converter Resolution (per segment) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 |
|  | $\begin{gathered} 1 \\ " 00 " \\ \hline \end{gathered}$ | $\begin{gathered} \mathbf{2 5 6} \\ {[1 F]} \\ \hline \end{gathered}$ | $\begin{aligned} & 248 \\ & {[1 E]} \\ & \hline \end{aligned}$ | $\begin{aligned} & 240 \\ & \text { [1D] } \end{aligned}$ | $\begin{aligned} & 232 \\ & {[1 \mathrm{C}]} \\ & \hline \end{aligned}$ | $\begin{aligned} & 224 \\ & {[1 B]} \end{aligned}$ | $\begin{aligned} & 216 \\ & {[1 A]} \end{aligned}$ | $\begin{aligned} & 208 \\ & {[19]} \\ & \hline \end{aligned}$ | $\begin{aligned} & 200 \\ & {[18]} \end{aligned}$ | $\begin{aligned} & 192 \\ & {[17]} \end{aligned}$ | $\begin{aligned} & 184 \\ & {[16]} \\ & \hline \end{aligned}$ | $\begin{aligned} & 176 \\ & {[15]} \\ & \hline \end{aligned}$ | $\begin{aligned} & 168 \\ & {[14]} \end{aligned}$ | $\begin{aligned} & 160 \\ & {[13]} \end{aligned}$ | $\begin{aligned} & 152 \\ & {[12]} \\ & \hline \end{aligned}$ | $\begin{aligned} & 144 \\ & {[11]} \end{aligned}$ | $\begin{aligned} & 136 \\ & {[10]} \\ & \hline \end{aligned}$ |
|  | $\begin{gathered} 2 \\ " 00 " \\ \hline \end{gathered}$ | $\begin{gathered} 128 \\ {[0 F]} \\ \hline \end{gathered}$ |  | $\begin{aligned} & 120 \\ & {[0 E]} \end{aligned}$ |  | $\begin{aligned} & 112 \\ & {[O D]} \end{aligned}$ |  | $\begin{aligned} & 104 \\ & {[0 C]} \end{aligned}$ |  | $\begin{gathered} 96 \\ \text { [OB] } \end{gathered}$ |  | $\begin{gathered} 88 \\ {[0 \mathrm{~A}]} \end{gathered}$ |  | $\begin{gathered} 80 \\ {[09]} \end{gathered}$ |  | $\begin{gathered} 72 \\ {[08]} \\ \hline \end{gathered}$ |  |
|  | $\begin{gathered} 4 \\ " 00 " \\ \hline \end{gathered}$ | $\underset{\substack{6 \\ \hline \\ \hline}}{ }$ |  |  |  | $\begin{gathered} 56 \\ {[06]} \\ \hline \end{gathered}$ |  |  |  | $\begin{gathered} 48 \\ {[05]} \\ \hline \end{gathered}$ |  |  |  | $\begin{gathered} 40 \\ {[04]} \\ \hline \end{gathered}$ |  |  |  |
|  | $\begin{gathered} 8 \\ " 00 " \\ \hline \end{gathered}$ | $\begin{gathered} 32 \\ {[03]} \\ \hline \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} \mathbf{2 4} \\ {[02]} \end{gathered}$ |  |  |  |  |  |  |  |
|  | $\begin{array}{r} 16 \\ \text { "00" } \\ \hline \end{array}$ | $\begin{gathered} 16 \\ {[01]} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{gathered} 32 \\ \text { "00" } \\ \hline \hline \end{gathered}$ | $\begin{gathered} 8 \\ {[00]} \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{gathered} 1 \\ " 01 " \end{gathered}$ | $\begin{aligned} & 128 \\ & 64 \\ & 32 \\ & 16 \\ & 8 \\ & 4 \end{aligned}$ | 124 | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ | 116 | $\begin{gathered} 112 \\ 56 \\ \mathbf{2 8} \end{gathered}$ | 108 | $\begin{gathered} 104 \\ 52 \end{gathered}$ | 100 | $\begin{aligned} & 96 \\ & 48 \\ & 24 \\ & 12 \end{aligned}$ | 92 | $\begin{aligned} & 88 \\ & 44 \end{aligned}$ | 84 | $\begin{aligned} & 80 \\ & 40 \\ & 20 \end{aligned}$ | 76 | $\begin{aligned} & 72 \\ & 36 \end{aligned}$ | 68 |
|  | $\begin{gathered} 2 \\ " 10 " \end{gathered}$ | $\begin{gathered} 64 \\ 32 \\ 16 \\ 8 \\ 4 \\ 2 \end{gathered}$ | 62 | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | 58 | $\begin{aligned} & 56 \\ & 28 \\ & 14 \end{aligned}$ | 54 | $\begin{aligned} & 52 \\ & 26 \end{aligned}$ | 50 | $\begin{gathered} 48 \\ 24 \\ 12 \\ 6 \end{gathered}$ | 46 | $\begin{aligned} & 44 \\ & 22 \end{aligned}$ | 42 | $\begin{aligned} & 40 \\ & 20 \\ & 10 \end{aligned}$ | 38 | $\begin{aligned} & 36 \\ & 18 \end{aligned}$ | 34 |
|  | $\begin{gathered} 3 \\ " 11 " \end{gathered}$ | $\begin{gathered} 32 \\ 16 \\ 8 \\ 4 \\ 2 \\ 2 \end{gathered}$ | 31 | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ | 29 | $\begin{aligned} & 28 \\ & 14 \\ & 7 \end{aligned}$ | 27 | $\begin{aligned} & 26 \\ & 13 \end{aligned}$ | 25 | $\begin{gathered} 24 \\ 12 \\ 6 \\ \mathbf{3} \end{gathered}$ | 23 | $\begin{aligned} & 22 \\ & 11 \end{aligned}$ | 21 | $\begin{gathered} 20 \\ 10 \\ 5 \end{gathered}$ | 19 | $\begin{gathered} 18 \\ 9 \end{gathered}$ | 17 |

Fig. 12: programming the resolution: hexadecimal [1F] for RES(4:0), binary "00" for RES(6:5).

## Hysteresis

If the maximum possible converter resolution is not used, hysteresis can be obtained from free resolution steps. In so doing, the resolution chosen determines the number of possible hysteresis settings.
The following are possible in compliance with the upper half of the table of resolution printed above:

| $\begin{aligned} & \mathrm{H} \\ & \mathrm{Y} \\ & \mathrm{~S} \end{aligned}$ | Hysteresis given in \% (resistive) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 |  | $\begin{gathered} 12 . \\ 5 \\ \hline \end{gathered}$ | $\begin{gathered} 187 \\ 5 \end{gathered}$ | 25 | $\begin{aligned} & 31 . \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{r} 37 . \\ 5 \\ \hline \end{array}$ | $\begin{aligned} & 43 . \\ & 75 \\ & \hline \end{aligned}$ | 50 | $\begin{aligned} & 56 . \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{\|c} 62 . \\ 5 \\ \hline \end{array}$ | $\begin{aligned} & 68 . \\ & 75 \\ & \hline \end{aligned}$ | 75 | $\begin{aligned} & 81 . \\ & 25 \\ & \hline \end{aligned}$ | $\begin{gathered} 87 . \\ 5 \\ \hline \end{gathered}$ | $\begin{aligned} & 93 . \\ & 75 \\ & \hline \hline \end{aligned}$ | $100$ |
| 1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 30 |
| 2 | 20 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 30 |
| 4 | 20 | - | - | - | - | - | - | - | 28 | - | - | - | - | - | - | - | 30 |
| 8 | 20 | - | - | - | 24 | - | - | - | 28 | - | - | - | 2 C | - | - | - | 30 |
| 16 | 20 | - | 22 | - | 24 | - | 26 | - | 28 | - | 2A | - | 2 C | - | 2E | - | 30 |
| 32 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2 C | 2D | 2E | 2 F | 30 |

Fig. 13: resistive hysteresis.
'-' indicates unauthorized programming.

When setting high converter resolutions which use all resolution steps, to produce hysteresis the resolution of the converter is increased in an intermediate step by switching on a capacitive voltage divider.

Hysteresis can be set in intervals of 5\% from 0.. $95 \%$ in conjunction with the output values given in the upper half of the above table of resolution (output values are without a right shift).

|  | Hysteresis given in \% (capacitive) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | 0 | 5 | 10 | 15 | 20 | 25 | 30 | 35 |  | 40 | 45 | 50 | 55 |  | 60 | 65 | 70 | 75 | 80 | 85 | 90 | 95 |
| S | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 |  | 10 | 11 | 12 | 13 |  | 14 | 15 | 16 | 17 | 1 C | 1D | 1E | 1F |

Fig. 14: capacitive hysteresis.

## Programming the zero position



Fig. 15: programming the zero position.
A zero crossing can be set to multiples of $45^{\circ}$ via register $\operatorname{ZCONF}(2: 0)$ (Figure 15). If the value is an even number (ZCONF0=0), then each of the zero pulses ( $Z X$ and $Z 4$ ) are $1 / 2$ period in width; otherwise their width is only $1 / 4$ period.

Z4 remains ungated when ZCONF3= 1. ROT inverts the direction of rotation referred to the zero point set by ZCONF.

## Converter adaptation to non-sinusoidal input signals

Adaptation is carried out in two steps and is performed separately for each of the eight segments.

In the first step, the offset and gain of the programmable gain amplifier (PGA) are set. The offset is corrected so that at the beginning of the first segment the signal at the PGA output is zero $\left(\sin 0^{\circ}=0\right)$. The signal at the end of the first segment is then adapted to the cosine signal $\left(\sin 45^{\circ}=\cos 45^{\circ}\right)$ with the gain setting. This adjustment should be tested by changing the direction of rotation and also by increasing the resolution.

In the second step, the transfer function in the TAN $D / A$ converter is set to the value $e_{1} / e_{2}(e=$ input signal). In the basic setting ( $\left.e_{1}=\sin , e_{2}=\cos \right)$, the PGA has a gain of one and an offset of zero. The tangent function is formed in the feedback loop.

This two-step adaptation procedure is performed accordingly in all segments. To activate converter adaptation, bit ADAP must be set and the entire storage area of the adaptation parameters written in one write cycle.

Restrictions: read access to the signal adaptation registers is not permitted. The internal address register must not point to the adaptation register during converter operation (addresses 16.. 127 are not permitted during operation).

The following diagram shows how the transfer function must be adapted in the feedback loop in the first segment should triangular signals be available at the input.


Fig. 16: transfer function in feedback loop (1st segment). The transfer function is more sharply curved for triangular input signals.

Rev D3, Page 13/21

## Period counter

The 24-bit position counter can be read via the COUNT registers (addresses 1..3). Write access is not possible, yet the counter can be reset by CLC.

Under normal circumstances ( $\mathrm{SIC}=0$ ), the counter is increased or decreased by an overflow of the 8-bit interpolation register NG (address 0), according to the direction of run. Together with register NG, the output value is 4 bytes.

The counter stimulus is monitored by the separate fourfold edge evaluation feature and guarantees that the count functions perform properly even when input frequencies are excessively high, provided the phase does not step by more than $90^{\circ}$. If this is the case, error flag STEPINP is set.

CBZ must be set should the counter be reset by the zero pulse. Counting is enabled by pin MFP (SLCNTEN= 1) or alternatively by register COUNTEN (SLCNTEN= 0).

For measurement applications, the position counter input can also be switched to the interpolated output pulse (SIC=1).

## Interrupt and error messages

The occurrence of an interrupt or error is indicated in the interrupt and error status register at address 6. Using registers LATINT and LATERR (address 11), the user can decide whether the information is to be displayed only as long as the interrupt or error persists or whether this information should be stored.

Pins MFP for interrupts (active high) and NER for errors (active low) are available for message outputs; authorization for signaling must be granted. Pin MFP must have output function (SLCNTEN= 0) to enable displaying.

## RPM/Speed acquisition

The TACHO speed data register can be used to access a very simple RPM/speed log. The number of clock pulses between two consecutive output values is recorded here as a ones complement. The register is updated with each change in output value. No digital filtering is performed.

## System clock

An internal oscillator is available as a clock generator. The frequency is determined by an external resistor.

In addition, register FREQ can be used to increase the clock rate tenfold. This is prudent with a high input frequency if merely the number of revolutions is to be determined.

Alternatively, the system clock can be fed in externally. The frequency should be between OHz and fmax and should not exceed the maximum low pulse duration (see characteristics), as otherwise the internal clock oscillator switches in.

Rev D3, Page 14/21

## PROGRAMMING

| Register Configuration |  |  |
| :---: | :---: | :---: |
| Adr | read | write |
| $0-3$ | Data Output Register |  |
| 4 | Incremental Signals | Target Position |
| 5 | Speed Data | - |
| 6 | Interrupt / Error Messages | - |
| 7 | Rotation Direction, Resolution Setting | - |
| 8 | Data Shift, PGA Bypass, Converter Hysteresis | Data Shift, PGA Bypass, Converter Hysteresis |
| 9 | Operation Mode, Counter Depth, Z Index Position | Operation Mode, Counter Depth, $Z$ Index Position |
| 10 | Counter Settings | Counter Settings |
| 11 | Interrupt / Error Message Enable | Interrupt / Error Message Enable |
| 12 | Input Amplifier Compensation | Input Amplifier Compensation |
| 13 | Clock Frequency Select | Clock Frequency Select |
| $16-23$ | - | Gain / Fullscale Calibration |
| $24-31$ | - | Offset Adjustment |
| $32-127$ | - | TAN Function Adaptation |

Register Configuration

| Adr | Name |  |  |  |  |  |  |  | $\begin{gathered} \text { Reset entry } \\ \hline 7: 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 0 | NG(7:0) resp. TPOS(7:0) |  |  |  |  |  |  |  | 00 |
| 3-1 | COUNT(23:0) resp. TPOS(31:8) |  |  |  |  |  |  |  | 000000 |
| 4 | AXB | ROT | Z4 | B4 | A4 | zX | BX | AX | - |
| 5 | TACHO(7:0) |  |  |  |  |  |  |  | - |
| 6 |  |  |  | ERRV | STEPINP | MAXFREQ | POSCOMP | NGUPDT | - |
| 7 | ROT |  |  |  | RES(6: |  |  |  | 1F |
| 8 | NGLJ | ADAP |  |  |  | S(5:0) |  |  | $30(B 0)^{1}$ |
| 9 | ACCMOD(1:0) |  | OUTSEL(1:0) |  | ZCONF(3:0) |  |  |  | $00(01)^{2}$ |
| 10 |  |  |  | CLC | CBZ | COUNTEN | SLCNTEN | SIC | 00 |
| 11 |  | LATERR | LATINT | EN4 | EN3 | EN2 | EN1 | ENO | 05 |
| 12 | CZERO(3:0) |  |  |  | $\operatorname{CSIN}(3: 0)$ |  |  |  | FF |
| 13 |  |  |  |  | FREQ | reserved ${ }^{3}$ | reserved ${ }^{3}$ | reserved ${ }^{3}$ | 08 |
| 16-23 | Gain / Fullscale Calibration |  |  |  |  |  |  |  | FF |
| 24-31 | Offset Adjustment |  |  |  |  |  |  |  | FF |
| 32-127 | TAN Function Adaptation |  |  |  |  |  |  |  | FF |

[^0]Rev D3, Page 15/21

| Data Output Registe |  | Interpolation (read only) |  |  |  |  |  | Adr: 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Name | $\begin{aligned} & 7 \\ & \text { NG7 } \end{aligned}$ | $\begin{array}{\|l} 6 \\ \text { NG6 } \end{array}$ | $\begin{aligned} & 5 \\ & \text { NG5 } \end{aligned}$ | $\begin{aligned} & 4 \\ & \text { NG4 } \end{aligned}$ | $\begin{array}{\|l} 3 \\ \text { NG3 } \end{array}$ | $\begin{aligned} & 2 \\ & \text { NG2 } \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { NG1 } \end{aligned}$ | $\begin{array}{\|l} \hline 0 \\ \text { NGO } \\ \hline \end{array}$ |
| Period Count 1.Byte (write only) |  |  |  |  |  |  |  | Adr: 1 |
| Bit Name | $7$ | 6 COUNT6 | $5$ COUNT5 | $4$ COUNT4 | $\begin{aligned} & 3 \\ & \text { COUNT3 } \end{aligned}$ | $2$ | $\begin{aligned} & 1 \\ & \text { COUNT1 } \end{aligned}$ | $\begin{aligned} & 0 \\ & \text { COUNTO } \end{aligned}$ |
| Period Count 2.Byte (write only) |  |  |  |  |  |  |  | Adr: 2 |
| Bit Name | $7$ <br> COUNT15 | $6$ COUNT14 | $5$ COUNT13 | $4$ COUNT12 | $3$ COUNT11 | $2$ <br> COUNT10 | $1$ | $0$ COUNT8 |
| Period Count 3. Byte (write only) |  |  |  |  |  |  |  | Adr: 3 |
| Bit Name | $7$ <br> COUNT23 | 6 COUNT22 | $5$ COUNT21 | $\begin{aligned} & 4 \\ & \text { COUNT20 } \end{aligned}$ | $\begin{aligned} & 3 \\ & \text { COUNT19 } \end{aligned}$ | $\begin{aligned} & 2 \\ & \text { COUNT18 } \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { COUNT17 } \end{aligned}$ | $\begin{aligned} & 0 \\ & \text { COUNT16 } \end{aligned}$ |

```
ADR 0,NG(7:0)
ADR 3:1, COUNT(23:0)
```

Target Position 1. Byte (write only)
Adr: 0

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Name | TPOS7 | TPOS6 | TPOS5 | TPOS4 | TPOS3 | TPOS2 | TPOS1 | TPOS0 |


| 2. Byte (write only) Adr |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit <br> Name | $\begin{aligned} & 7 \\ & \text { TPOS15 } \end{aligned}$ | $\begin{aligned} & 6 \\ & \text { TPOS14 } \end{aligned}$ | $\begin{aligned} & 5 \\ & \text { TPOS13 } \end{aligned}$ | $4$ | $\begin{aligned} & 3 \\ & \text { TPOS11 } \end{aligned}$ | $\begin{aligned} & 2 \\ & \text { TPOS10 } \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { TPOS9 } \end{aligned}$ | $\begin{aligned} & 0 \\ & \text { TPOS8 } \end{aligned}$ |
| 3. Byte (write only) Adr: 2 |  |  |  |  |  |  |  |  |
| Bit <br> Name | $\begin{aligned} & 7 \\ & \text { TPOS23 } \end{aligned}$ | $6$ | $\begin{aligned} & 5 \\ & \text { TPOS21 } \end{aligned}$ | $4$ | $\begin{aligned} & 3 \\ & \text { TPOS19 } \end{aligned}$ | $\begin{aligned} & 2 \\ & \text { TPOS18 } \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { TPOS17 } \end{aligned}$ | $\begin{array}{\|l} 0 \\ \text { TPOS16 } \end{array}$ |
| 4. Byte (write only) Adr: 3 |  |  |  |  |  |  |  |  |
| Bit <br> Name | $\begin{array}{\|l} 7 \\ \text { TPOS31 } \end{array}$ | $\begin{aligned} & 6 \\ & \text { TPOS30 } \end{aligned}$ | $\begin{aligned} & 5 \\ & \text { TPOS29 } \end{aligned}$ | $\begin{array}{\|l} 4 \\ \text { TPOS28 } \end{array}$ | $\begin{array}{\|l\|l} 3 \\ \text { TPOS27 } \end{array}$ | $\begin{aligned} & 2 \\ & \text { TPOS26 } \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { TPOS25 } \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { TPOS24 } \\ \hline \end{array}$ |

ADR 3:0, $\operatorname{TPOS}(31: 0)$

| Incremental Signals (read) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Name | $\begin{aligned} & 7 \\ & \text { AXB } \end{aligned}$ | 6 ROT | $\begin{aligned} & 5 \\ & \hline \text { Z4 } \end{aligned}$ | $\begin{aligned} & 4 \\ & \mathrm{~B} 4 \end{aligned}$ | $\begin{array}{\|l\|} \hline 3 \\ \text { A4 } \end{array}$ | $\begin{aligned} & 2 \\ & Z X \end{aligned}$ | $\begin{aligned} & 1 \\ & B X \end{aligned}$ | $\begin{aligned} & 0 \\ & \text { AX } \end{aligned}$ |


| Bit 0, AX | Incremental track A (with the set resolution) |
| :--- | :--- |
| Bit 1, BX | Incremental track B (with the set resolution) |
| Bit 2, ZX | Zero signal (gated with AX, BX in accordance with ZCONF(2:0) definition) |
| Bit 3, A4 | Incremental track A (with a resolution of 4) |
| Bit 4, B4 | Incremental track B (with a resolution of 4) |
| Bit 5, Z4 | Zero signal (gated with A4, B4 in accordance with ZCONF(3:0) definition) |
| Bit 6 <br> ROT | Counterclockwise. Output value decreases. Sine is $90^{\circ}$ ahead of cosine <br> Clockwise. Output value increases. Sine is $90^{\circ}$ behind cosine |
| Bit 7, AXB | Incremental tracks AX and BX EX-OR-gated |

Rev D3, Page 16/21

| Speed Data (read only) 5 |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| Name | TACHO7 | TACHO6 | TACHO5 | TACHO4 | TACHO3 | TACHO2 | TACHO1 | TACHO0 |

```
Adr 5, TACHO(7:0)
```

| Adr: $\mathbf{6}$ |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Interrupt $/$ Error Messages (active high, read only) |  |  |  |  |  |  |  |  |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name |  |  | ERRV | STEPINP | MAXFREQ | POSCOMP | NGUPDT |  |


| This register is always set even if the necessary interrupts or errors are not enabled to be displayed. |  |
| :--- | :--- |
| Data Output Change (Interrupt) |  |
| Bit 0, NGUPDT | Output value has changed (message is set over a clock cycle) |
| Target Position Check (Interrupt) |  |
| Bit 1, POSCOMP | Output value matches target position (depth of comparison in accordance with OUTSEL(1:0) definition) |
| Frequency Error $\mathbf{1}$ (Error) |  |
| Bit 2, MAXFREQ | Input frequency is to high for the set resolution. COUNT(23:0) valid, AX/BX invalid <br> (monitoring prudent in incremental mode) |
| Frequency Error $\mathbf{2}$ (Error) |  |
| Bit 3, STEPINP | The input signal phase has turned $90^{\circ}-270^{\circ}$ during a clock cycle, i.e. A4 and B4 have changed simulta- <br> neossly COUNT(23:0) invalid <br> (monitoring prudent in parallel-absolute mode) |
| Undervoltage (Error) |  |
| Bit 4, ERRV | Supply voltage too low |


| Resolution Setting, Rotation Direction 7 |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | ROT | RES6 | RES5 | RES4 | RES3 | RES2 | RES1 | RES0 |


| Resolution Setting |  |  |
| :---: | :---: | :---: |
| Bit $4 . .0$ RES(4:0) | $\begin{aligned} & \text { '00'h } \\ & \text { '关'h } \end{aligned}$ | TAN D/A converter resolution per segment $=1$ <br> TAN D/A converter resolution per segment $=32$ |
| $\begin{aligned} & \text { Bit 6,5 } \\ & \text { RES(6:5) } \end{aligned}$ | $\begin{array}{lll} \hline 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \\ \hline \end{array}$ | Resolution equals 8 times the TAN D/A converter resolution Output value shifted 1 bit to the right (resolution halved) Output value shifted 2 bits to the right Output value shifted 3 bits to the right |
| Rotation Direction |  |  |
| $\begin{array}{\|l\|} \hline \text { Bit } 7 \\ \text { ROT } \end{array}$ | $\begin{array}{\|l} 0 \\ 1 \\ \hline \end{array}$ | Output value increases if cosine before sine (mathematically positive) Output value decreases if cosine before sine |

Rev D3, Page 17/21

| Hysteresis, Data Shift, PGA Bypass |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | NGLJ | ADAP | HYS5 | HYS4 | HYS3 | HYS2 | HYS1 | HYS0 |


| Hysteresis |  |  |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { Bit 5:0 } \\ & \text { HYS(5:0) } \end{aligned}$ | $\begin{aligned} & \text { '00'h } \\ & \text { '3F'h } \\ & \hline \end{aligned}$ | Hysteresis according to the tables on page 11 |
| Data Shift |  |  |
| $\begin{aligned} & \text { Bit } 6 \\ & \text { ADAP } \end{aligned}$ | $\begin{array}{\|l} 0 \\ 1 \\ \hline \end{array}$ | Programmable gain amplifier (PGA) deactivated Programmable gain amplifier (PGA) activated |
| PGA Bypass |  |  |
| Bit 7 <br> NGLJ | $\begin{array}{\|l\|} \hline 0 \\ 1 \\ \hline \end{array}$ | Output value is justified right <br> Output value is shifted left (only practical in synchronous-serial mode for resolutions smaller than 136) |


| Z Index Position, Counter Depth, Operation Mode |  | Adr: 9 |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | ACCMOD1 | ACCMOD0 | OUTSEL1 | OUTSEL0 | ZCONF3 | ZCONF2 | ZCONF1 | ZCONF0 |


| Z Index Position |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Bit 2:0 } \\ & \text { ZCONF(2:0) } \end{aligned}$ | $\begin{array}{lll} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$ | Zero crossing at $0^{\circ}$ <br> Zero crossing at $45^{\circ}$ <br> Zero crossing at $90^{\circ}$ <br> Zero crossing at $135^{\circ}$ <br> Zero crossing at $180^{\circ}$ <br> Zero crossing at $225^{\circ}$ <br> Zero crossing at $270^{\circ}$ <br> Zero crossing at $315^{\circ}$ <br> If the ZERO inputs do duce ZERO = 1 (via V ( | $\begin{aligned} & (\operatorname{Sin}=0, C O S=1) \\ & (\operatorname{Sin}=\operatorname{COS}>0) \\ & (\operatorname{Sin}=1, C O S=0) \\ & (\operatorname{Sin}=-C O S>0) \\ & (\operatorname{Sin}=0, C O S=-1) \\ & (\operatorname{Sin}=\operatorname{COS}<0) \\ & (\operatorname{Sin}=-1, C O S=0) \\ & (\operatorname{Sin}=-\operatorname{COS}<0) \end{aligned}$ <br> receive a true zero sig $R O)>$ V(NZERO) $)$. | (ZX, $Z 4$ both $1 / 2$ cycle wide) <br> (ZX,Z4 both $1 ⁄ 4$ cycle wide) <br> (ZX,Z4 both $1 ⁄ 2$ cycle wide) <br> (ZX,Z4 both $1 ⁄ 4$ cycle wide) <br> (ZX,Z4 both $1 / 2$ cycle wide) <br> (ZX,Z4 both $1 ⁄ 4$ cycle wide) <br> (ZX,Z4 both $1 / 22$ cycle wide) <br> (ZX,Z4 both $1 ⁄ 4$ cycle wide) <br> from the sensor, different wiring is necessary to pro- |
| $\begin{aligned} & \text { Bit } 3 \\ & \text { ZCONF3 } \end{aligned}$ | $0$ | Z4 gated with $A 4$ and $B$ Z4 not gated | $\text { width of } Z 4=1 / 4 \text {, Z4 ga }$ | d with A4 or B4 (width of Z4 = $1 / 2$ ) |
| Counter Depth |  |  |  |  |
| Bit 5:4 OUTSEL(1:0) | $\begin{array}{lll} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array}$ | Output value consists Output value consists Output value consists Output value consists <br> This setting affects targ | (7:0) <br> OUNT(7:0) \& NG(7:0) <br> UNT (15:0) \& NG(7:0) <br> OUNT(23:0) \& NG(7:0 <br> position evaluation and | ets the MSB to synchronous-serial mode |
| Operation Mode |  |  |  |  |
| $\begin{aligned} & \text { Bit 7:6 } \\ & \text { ACCMOD(1:0) } \end{aligned}$ | $\begin{array}{ll} 0 & 0 \\ 1 & 0 \\ 1 & 1 \\ 0 & 1 \end{array}$ | Parallel mode <br> Synchronuous-serial mode <br> Incremental mode <br> not permitted <br> The access mode is determined when the configuration is loaded from the serial EEPROM and cannot be altered during operation. If no EEPROM is available, the access mode can be set via pins SDA and SCL. |  |  |

Rev D3, Page 18/21

| Position Counter Settings |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Name | 7 | 6 | 5 | $4$ | $\begin{aligned} & 3 \\ & \mathrm{CBZ} \\ & \hline \end{aligned}$ | $2$ <br> COUNTEN | $\begin{aligned} & 1 \\ & \text { SLCNTEN } \end{aligned}$ | $\begin{aligned} & 0 \\ & \text { SIC } \end{aligned}$ |


| Input Select |  |  |
| :---: | :---: | :---: |
| $\begin{array}{\|l} \text { Bit } 0 \\ \text { SIC } \end{array}$ | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | The position counter is increased/decreased with each zero crossing The position counter is increased/decreased with each interpolation step |
| Enable Select |  |  |
| Bit 1 <br> SLCNTEN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Count operation is enabled via the COUNTEN register; MFP is an output pin Count operation is enabled via pin MFP; MFP is an input pin |
| Enable |  |  |
| Bit 2 COUNTEN | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Position counter is stopped (with SLCNTEN $=0$ ) <br> Position counter enabled (with SLCNTEN $=0$ ) |
| Reset Enable |  |  |
| $\begin{aligned} & \text { Bit } 3 \\ & \text { CBZ } \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & \hline \end{aligned}$ | Position counter is not reset with a zero pulse Position counter is reset with every zero pulse |
| Reset |  |  |
| $\begin{aligned} & \text { Bit } 4 \\ & \text { CLC } \\ & \hline \end{aligned}$ | 0 1 | Position counter is not reset Position counter is reset |


| Interrupt / Error Message Enable (active high) |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name |  | LATERR | LATINT | EN4 | EN3 | EN2 | EN1 | EN0 |


| Interrupts are shown active high at pin MFP if this is programmed as an output. Errors are shown active low at pin NER. |  |  |
| :--- | :--- | :--- |
| Bit 0, EN0 | 0 | Disabled <br> NGUPDT enabled. Status following a reset (message to pin MFP) |
| Bit 1, EN1 | 0 | Disabled <br> POSCOMP enabled (message to pin MFP) |
| Bit 2, EN2 | 0 | Disabled <br> MAXFREQ enabled. Status following a reset (Message to pin NER) |
| Bit 3, EN3 | 0 | Disabled <br> STEPINP enabled (message to pin NER) |
| Bit 4, EN4 | 1 <br> 1 | Disabled <br> ERRV enabled (message to pin NER) |
| Bit 5, LATINT | 0 | Interrupts are only shown while the cause for the interrupt persists <br> Interrupt status is saved (programming 1-0-1 resets the registers of address 6) |
| Bit 6, LATERR | 0 <br> 1 | Errors are only shown while the cause for the error persists <br> Error status is saved (programming 1-0-1 resets the registers of address 6) |


| Input Amplifier Compensation |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| Name | CZERO3 | CZERO2 | CZERO1 | CZERO0 | CSIN3 | CSIN2 | CSIN1 | CSIN0 |


| SIN, COS Inputs |  |  |
| :---: | :---: | :---: |
| Bit 3:0 $\operatorname{CSIN}(3: 0)$ | $\begin{aligned} & \text { O'h'h } \\ & \text { - } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 0.0pF } \\ & 0.8 \mathrm{pF} / \mathrm{LSB} \\ & 12.0 \mathrm{pF} \\ & \hline \end{aligned}$ |
| ZERO Input |  |  |
| $\begin{aligned} & \text { Bit 7:4 } \\ & \text { CZERO(3:0) } \end{aligned}$ | $\begin{aligned} & \text { O'h' } \\ & \text { 宕' } \end{aligned}$ | $\begin{aligned} & \text { 0.0pF } \\ & 0.8 \mathrm{pF} / \mathrm{LSB} \\ & 12.0 \mathrm{pF} \end{aligned}$ |


| Clock Frequency Select |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit <br> Name | 7 | 6 | 5 | 4 | 3 <br> FREQ | 2 <br> reserved | 1 <br> reserved | 0 <br> reserved |


| Bit 3 <br> FREQ | 0 <br> 1 | Clock frequency has increased ca. tenfold (only valid when no external clocking pulse is fed in) <br> Clock frequency not multiplied |
| :--- | :--- | :--- |
| Bit 2:0 <br> reserved | 0 | Registers must always be programmed to 0 |


| PGA Gain (write only) | Adr: $\mathbf{1 6 - 2 3}$ (1.-8. Segment) |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | G7[i] | G6[i] | G5[i] | G4[i] | G3[i] | G2[i] | G1[i] | G0[i] |


| Bit 7:0 | '00'h | $255 / 128 \approx 1.992$ |  |
| :--- | :--- | :--- | :--- |
| G(7:0)[i] | '01'h | $\approx 1.984$ | $1 / 128$ pro LSB $\triangleq 0.0078$ |
|  | '7F'h | $128 / 128=1$ |  |
|  | 'FF'h | $255 / 255=1$ |  |
|  | $\ddot{ } \quad$ '81'h | $\approx 0.50592$ | $1 / 255$ pro LSB $\triangleq 0.00392$ |
|  | '80'h | $128 / 255 \approx 0.502$ |  |


| PGA Offset (write only) |  |  |  | Adr: 24-31 (1.-8. Segment) |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | O7[i] | O6[i] | O5[i] | O4[i] | O3[i] | O2[i] | O1[i] | O0[i] |


| $\begin{aligned} & \text { Bit 7:0 } \\ & \text { O(7:0)[i] } \end{aligned}$ | $\begin{array}{\|l} \text { '00'h } \\ \text { '7F'h } \\ \text { 'FF'h } \\ \text { ' } \\ \hline 80 \text { 'h } \\ \hline \end{array}$ | $\begin{aligned} & -127 / 384 \times A \approx-0.33 \times A \\ & -1 / 384 \times A \text { pro } \\ & -0 / 3884 \times A=0 \\ & 0 / 384 \times A=0 \\ & 1 / 384 \times A \text { pro LSB } \\ & 127 / 384 \times A \approx 0.33 \times A \\ & \hline \end{aligned}$ | A = input signal amplitude |
| :---: | :---: | :---: | :---: |


| TAN Function Adaptation |  |  |  | base 1-4 (write only) |  |  | Adr: 32-39 (1.-8. Segment) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Name | $\begin{array}{\|l\|} \hline 7 \\ \mathrm{FA} 4 \mathrm{H}[\mathrm{i}] \end{array}$ | $\begin{array}{\|l\|} \hline 6 \\ \text { FA4L[i] } \\ \hline \end{array}$ | $\begin{aligned} & 5 \\ & \text { FA3H[i] } \end{aligned}$ | $\begin{array}{\|l\|} \hline 4 \\ \text { FA3L[i] } \end{array}$ | $\begin{aligned} & 3 \\ & \text { FA2H[i] } \end{aligned}$ | $\begin{aligned} & 2 \\ & \text { FA2L[i] } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ \text { FA1H[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA1L[i] } \end{array}$ |
| base 5-8 (write only) Adr: 40-47 (1.-8. Segment) |  |  |  |  |  |  |  |  |
| Bit Name | $\begin{array}{\|l\|} \hline 7 \\ \mathrm{FA} 8 \mathrm{H}[\mathrm{i}] \end{array}$ | 6 FA8L[i] | $\begin{aligned} & 5 \\ & \text { FA7H[i] } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 4 \\ \text { FA7L[i] } \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 3 \\ \mathrm{FA} 6 \mathrm{H}[\mathrm{i}] \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & \text { FA6L[i] } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ \mathrm{FA} 5 \mathrm{H}[\mathrm{i}] \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA5L[i] } \end{array}$ |
| base 9-12 (write only) Adr: 48-55 (1.-8. Segment) |  |  |  |  |  |  |  |  |
| Bit Name | $\begin{array}{\|l} 7 \\ \mathrm{FA} 12 \mathrm{H}[\mathrm{i}] \\ \hline \end{array}$ | $\begin{aligned} & 6 \\ & \text { FA12L[i] } \end{aligned}$ | $\begin{array}{\|l\|} \hline 5 \\ \text { FA11H[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 4 \\ \text { FA11L[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 3 \\ \text { FA10H[i] } \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & \text { FA10L[i] } \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ \text { FA9H[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA9L[i] } \end{array}$ |
| base 13-16 (write only) Adr: 56-63 (1.-8. Segment) |  |  |  |  |  |  |  |  |
| Bit Name | $\begin{array}{\|l\|} \hline 7 \\ \mathrm{FA} 16 \mathrm{H}[\mathrm{i}] \\ \hline \end{array}$ | $\begin{aligned} & 6 \\ & \text { FA16L[i] } \end{aligned}$ | $\begin{aligned} & 5 \\ & \text { FA15H[i] } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 4 \\ \text { FA15L[i] } \\ \hline \end{array}$ | $\begin{aligned} & 3 \\ & \text { FA14H[i] } \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & \text { FA14L[i] } \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ \text { FA13H[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA13L[i] } \\ \hline \end{array}$ |
| base 17-20 (write only) Adr: 64-71 (1.-8. Segment) |  |  |  |  |  |  |  |  |
| Bit Name | $\begin{array}{\|l\|} \hline 7 \\ \mathrm{FA} 20 \mathrm{H}[\mathrm{i}] \\ \hline \end{array}$ | $\begin{aligned} & 6 \\ & \text { FA20L[i] } \end{aligned}$ | $\begin{aligned} & 5 \\ & \text { FA19H[i] } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 4 \\ \text { FA19L[i] } \\ \hline \end{array}$ | $\begin{aligned} & 3 \\ & \text { FA18H[i] } \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & \text { FA18L[i] } \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ \text { FA17H[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA17L[i] } \\ \hline \end{array}$ |
| base 21-24 (write only) Adr: 72-79 (1.-8. Segment) |  |  |  |  |  |  |  |  |
| Bit Name | $\begin{array}{\|l\|} \hline 7 \\ \mathrm{FA} 24 \mathrm{H}[\mathrm{i}] \\ \hline \end{array}$ | $\begin{aligned} & 6 \\ & \text { FA24L[i] } \end{aligned}$ | $\begin{aligned} & 5 \\ & \text { FA23H[i] } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 4 \\ \text { FA23L[i] } \\ \hline \end{array}$ | $\begin{aligned} & 3 \\ & \text { FA22H[i] } \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & \text { FA22L[i] } \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ \text { FA21H[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA21L[i] } \\ \hline \end{array}$ |
| base 25-28 (write only) Adr: 80-87 (1.-8. Segment) |  |  |  |  |  |  |  |  |
| Bit Name | $\begin{array}{\|l\|} \hline 7 \\ \mathrm{FA} 28 \mathrm{H}[\mathrm{i}] \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 6 \\ \text { FA28L[i] } \end{array}$ | $\begin{aligned} & 5 \\ & \text { FA27H[i] } \end{aligned}$ | $\begin{array}{\|l\|} \hline 4 \\ \text { FA27L[i] } \\ \hline \end{array}$ | $\begin{aligned} & 3 \\ & \mathrm{FA} 26 \mathrm{H}[\mathrm{i}] \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & \text { FA26L[i] } \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ \text { FA25H[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA25L[i] } \\ \hline \end{array}$ |
| base 29-31 (write only) Adr: 88-95 (1.-8. Segment) |  |  |  |  |  |  |  |  |
| Bit Name | $\begin{array}{\|l\|} \hline 7 \\ \text { K1[i] } \\ \hline \end{array}$ | 6 <br> KO[i] | $\begin{aligned} & 5 \\ & \text { FA31H[i] } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 4 \\ \text { FA31L[i] } \\ \hline \end{array}$ | $\begin{aligned} & 3 \\ & \mathrm{FA} 30 \mathrm{H}[\mathrm{i}] \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & \text { FA30L[i] } \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ \text { FA29H[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA29L[i] } \\ \hline \end{array}$ |


| FajH[i], FAjL[i] | 00 | No adaptation of function at base J |
| :---: | :---: | :---: |
|  | 10 | Adaptation of function at base $J$ with an intensity of 1 |
|  | 01 | Adaptation of function at base J with an intensity of 2 |
|  | 11 | Adaptation of function at base J with an intensity of 3 , always in segment i |
| K1[i], K0[i] | 11 | Reserved; register must stay set at 1 |


| TAN Function Adaptation |  |  |  | base 1-8 (write only) Ad |  |  | Adr: 96-103 (1.-8. Segment) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit <br> Name | $\begin{array}{\|l\|} \hline 7 \\ \text { FA8D[i] } \\ \hline \end{array}$ | 6 FA7D[i] | $\begin{array}{\|l\|} \hline 5 \\ \text { FA6D }[i] \\ \hline \end{array}$ | $\begin{array}{\|l} 4 \\ \text { FA5D[i] } \end{array}$ | $\begin{array}{\|l\|} \hline 3 \\ \text { FA4D }[i] \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ \text { FA3D[i] } \\ \hline \end{array}$ | $1$ <br> FA2D[i] | $\begin{array}{\|l\|} \hline 0 \\ \text { FA1D[i] } \end{array}$ |
| base 9-16 (write only) Adr: 104-111 (1.-8. Segment) |  |  |  |  |  |  |  |  |
| Bit Name | $\begin{array}{\|l\|} \hline 7 \\ \text { FA16D[i] } \end{array}$ | $\begin{array}{\|l\|} \hline 6 \\ \text { FA15D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 5 \\ \text { FA14D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 4 \\ \text { FA13D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 3 \\ \text { FA12D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ \text { FA11D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ \text { FA10D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA9D[i] } \end{array}$ |
| base 17-24 (write only) Adr: 112-119 (1.-8. Segment) |  |  |  |  |  |  |  |  |
| Bit Name | $\begin{array}{\|l} \hline 7 \\ \text { FA24D[i] } \end{array}$ | $\begin{array}{\|l\|} \hline 6 \\ \text { FA23D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 5 \\ \text { FA22D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|l} \hline 4 \\ \text { FA21D[i] } \end{array}$ | $\begin{array}{\|l\|} \hline 3 \\ \text { FA20D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ \text { FA19D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ \text { FA18D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA17D[i] } \\ \hline \end{array}$ |
| base 25-31 (write only) Adr: 120-127 (1.-8. Segment) |  |  |  |  |  |  |  |  |
| Bit Name | 7 | $\begin{array}{\|l\|} \hline 6 \\ \text { FA31D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 5 \\ \text { FA30D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 4 \\ \text { FA29D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 3 \\ \text { FA28D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ \text { FA27D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ \text { FA26D[i] } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { FA25D[i] } \end{array}$ |
| FajD[i] | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Upward a Downwar | ation of fun ptation of | at base J ion at base |  |  |  |  |

## APPLICATIONS NFORMATION

Application notes for iC-NG and details on the demo board are available separately.

## ORDERING INFORMATION

| Type | Package | Order Designation |
| :--- | :--- | :--- |
| iC-NG | SO28 | iC-NG SO28 |
| iC-NG | SSOP28 5.3mm | iC-NG SSOP28 |
| Evaluation board |  | iC-NG EVAL NGD |

## The evaluation board includes:

- board $100 \mathrm{~mm} \times 160 \mathrm{~mm}$
- interface cable for the serial interface
- 3.5" floppy disk containing the control program
- iC-NG data sheet
- description

Information on prices, delivery dates, possible deliveries of other packages etc. are available from:

## iC-Haus GmbH <br> Am Kuemmerling 18 D-55294 Bodenheim GERMANY

Tel. +49-6135-9292-0
Fax +49-6135-9292-192
www.ichaus.com

[^1]
[^0]:    ${ }_{2}^{1}$ Synchronous-serial mode
    ${ }^{2}$ Incremental mode
    ${ }^{3}$ Register programming to 1 is not permitted

[^1]:    This specification is for a newly developed product. iC-Haus therefore reserves the right to change or update, without notice, any information contained herein, design and specification; and to discontinue or limit production or distribution of any product versions. Please contact iC-Haus to ascertain the current data. Copying - even as an excerpt - is only permitted with iC-Haus approval in writing and precise reference to source.
    iC-Haus does not warrant the accuracy, completeness or timeliness of the specification on this site and does not assume liability for any errors or omissions in the materials. The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.
    iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

